Applications and development of communication models for the touchstone GAMMA and DELTA prototypes by Seidel, Steven R.
NASA-CR-193617
/
/
Applications and Development of Communication Models
for the Touchstone GAMMA and DELTA Prototypes
FINAL REPORT
covering the period
January l, 1992 - June 30, 1993
Steven R. Seidel
Principal Investigator
Department of Computer Science
Michigan Technological University
1400 Townsend Drive
Houghton, Michigan 49931-1295
NASA Ames Research Center Grant Number NAG 2-757
(Submitted August 16, 1993)
(_ASA-CR-193OI/) APPLICATIONS AND
UEV_L_p_E_T _ COMMUNICATION MODELS
_gE THe TOUCHSTONE GAMMA AND DtLTA
pR_jTUTYOE$ Final neDort, I Jan.
1o92 - 30 Jun. 1993 (Michigan
Technological Univ.) 4 p 63/32
N94-16867
Unclas
01T9689
https://ntrs.nasa.gov/search.jsp?R=19940012394 2020-06-16T17:50:21+00:00Z
1 Project Summary
The goal of this project was to develop models of the interconnection net-
works of the Intel iPSC/860 and DELTA multicomputers to guide the de-
sign of efficient algorithms for interprocessor communication in problems
that commonly occur in CFD codes and other applications. Interprocessor
communication costs of codes for message-passing architectures such as the
iPSC/860 and DELTA significantly affect the level of performance that can be
obtained from those machines. This project addressed several specific prob-
lems in the achievement of efficient communication on the Intel iPSC/860
hypercube and DELTA mesh. In particular, an efficient global processor
synchronization algorithm was developed for the iPSC/860 and numerous
broadcast algorithms were designed for the DELTA. This work is described
in more detail below.
One goal of this project was to improve communication performance in
areas identified by experience with the development of CFD codes for the
iPSC/860 hypercube. The basic communication problem of interest in this
case was the "shift" operation, where each processor sends a message to
its neighbor in a ring. A detailed communication model was developed in
[1, 3, 4, 5] to show why the shift operation was slower than predicted by earlier
communication models. It was demonstrated that globally synchronizing the
processors was necessary to achieve the most efficient performance of the
shift operation. A major part of this work was the development of a global
processor synchronization algorithm that synchronized the processors more
precisely than other currently available algorithms.
Another goal of this project was to develop a communication model for
the DELTA mesh. This work started with a study of the model developed
by Robert van de Geijn, Rik Littlefield, and others. The broadcasting prob-
lem was chosen as the vehicle used to validate that model. Many variations
of some basic broadcasting algorithms were developed and tested. Some of
these algorithms performed better than those given earlier by van de Geijn.
In most cases it was found that ordinary programming practices were not suf-
ficient to achieve the best communication performance from the DELTA and
that the current version of the communication model does not adequately
explain why this is the case. This work is reported in [2]. Further refinement
of the communication model of the DELTA is required to accurately pre-
dict the costs of communication operations. However, in light of the recent
availability of the Intel PARAGON, this work should be continued on that
machine.
The bibliography at the end of this report shows where this work has
appeared in the general literature. Item [2] is currently being prepared for
journal submission. Following are abstracts of the two major publications
that have resulted from this work so far [2, 3].
2 Abstracts
2.1 Global synchronization algorithms for the Intel
iPSC/860
In a distributed memory multicomputer that has no global clock, global
processor synchronization can only be achieved through software. Global
synchronization is used in many applications, including tridiagonal systems
solvers, CFD codes, and sequence comparison algorithms. For the Intel
iPSC/860 in particular, global synchronization can also be used to ensure
the most effective use of the communication network. Three global synchro-
nization algorithms are considered for the iPSC/860: the gsync primitive
provided by Intel, the PICL primitive sync0, and the RDS algorithm. Based
on the communication model presented here, it is shown that gsync some-
times leaves the processors more poorly synchronized than they were to begin
with. It is also shown that interrupts from the node operating system can
cause gsync to contend for communication ports with the application code.
The RDS algorithm does not have these shortcomings and costs only slightly
more than the other algorithms. Measurements of the cost of message shift
operations preceded by global synchronization confirm that the RDS algo-
rithm always synchronizes the nodes more precisely than gsync.
2.2 Broadcasting on linear arrays and meshes
The well known spanning binomial tree broadcast algorithm is generalized to
obtain several new broadcast algorithms for linear arrays and meshes. These
generalizations take advantage of bidirectional communication, the connec-
tivity of two-dimensional meshes, and the difference between node-to-network
and network-to-network bandwidth. It is shown how these algorithms can be
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further generalized so that any node can be the source of the broadcast mes-
sage. A partitioning scheme is given that allows these algorithms to be used
on linear arrays and meshes of any size. One of these algorithms, the bidi-
rectional spanning tree broadcast, always has lower cost than the recursive
halving broadcast for linear arrays. All of these algorithms offer significant
performance improvements over the basic spanning tree broadcast. These
algorithms do not rely on a knowledge of machine-dependent constants for
network bandwidth and latency, so their performance is not as sensitive to
changes in machine characteristics as that of hybrid and pipelined algorithms.
Performance measurements are given for some of these broadcast algorithms
on the Intel Delta mesh.
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